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Martin Kumm,Anastasia Volkova, and Silviu-Ioan Filip
Abstract—This work presents two novel optimization methods
based on integer linear programming (ILP) that minimize the
number of adders used to implement a direct/transposed finite
impulse response (FIR) filter adhering to a given frequency
specification. The proposed algorithms work by either fixing the
number of adders used to implement the products (multiplier
block adders) or by bounding the adder depth (AD) used for these
products. The latter can be used to design filters with minimal AD
for low power applications. In contrast to previous multiplierless
FIR approaches, the methods introduced here ensure adder
count optimality. To demonstrate their effectiveness, we perform
several experiments using established design problems from the
literature, showing superior results.
Index Terms—FIR filters, multiplierless implementation, ILP
optimization, MCM problem, etc.
I. INTRODUCTION
F IR filters are fundamental building blocks in digital sig-nal processing (DSP). They provide strict stability and
phase linearity, enabling many applications. However, their
flexibility typically comes at the expense of a large number
of multiplications, making them compute-intensive. Hence,
many attempts have been made in the last four decades to
avoid costly multiplications and to implement FIR filters in a
multiplierless way [1]–[20].
One of the most promising ways to do so is to replace con-
stant multiplications by additions, subtractions and bit shifts.
Take for example the multiplication by a constant coefficient
23. It can be computed without dedicated multipliers as
23x = 8 · (2x+ x)− x = ((x << 1) + x) << 3)− x, (1)
where (x << b) denotes the arithmetic left shift of x by b
bits. This computation uses one addition and one subtraction.
As the add and subtract operations both have similar hardware
cost, the total number of add/subtract units is usually referred
to as adder cost. Bit shifts can be hard-wired in hardware
implementations and do not contribute any cost. For (1), this
is illustrated in Fig. 1(a). In general, the task of finding a
minimal adder circuit for a given constant is known as the
single constant multiplication (SCM) problem and is already
an NP-complete optimization problem [21].
Such a problem extends to multiplication with multiple
constants, which is necessary when implementing FIR filters.
It is called multiple constant multiplication (MCM). Here,
some of the intermediate factors like the adder computing 3x
in Fig. 1(a) can be shared among different outputs. Take for
example the coefficients {7, 23}; Fig. 1(b) shows a solution for
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((a)) SCM with 23 ((b)) MCM with {7, 23}
Fig. 1: Different adder circuits for constant multiplications.
((a)) Direct form
((b)) Transposed form
Fig. 2: Structure of FIR filters.
multiplying with both coefficients at an adder cost of only two.
The corresponding optimization problem is called the MCM
problem and has been addressed by numerous heuristic [22]–
[24] and optimal [25]–[27] approaches.
Fig. 2 shows the two most popular structures used to
implement FIR filters: the direct and transposed forms. The
result of an MCM solution can be directly placed in the
multiplier block of the transposed form from Fig. 2(b). The
total adder cost is the sum of the number of multiplier block
adders and the remaining ones, commonly called structural
adders. The transposed form can be obtained from the direct
form by transposition [28]. As the transposition of a single-
input-single-output system does not change the adder count, it
leads to the same adder cost. So, in the end, it does not matter
which one of the two considered filter structures is actually
optimized.
In the MCM optimization problem, it is assumed that the
coefficients are known and already quantized to a fixed-point
(or integer) representation. The design of FIR filters with
fixed-point coefficients and a minimum frequency response
approximation error is itself a well-known optimization prob-
lem, going back to at least [29] (with subsequent extensions
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Fig. 3: Simplified multiplierless FIR filter design flow.
and improvements [30]–[34]). However, it is often the case
in practice that a bounded frequency response is acceptable.
In fact, there may be a large number (often hundreds or
more) of different fixed-point coefficient sets that meet such
a specification. Therefore, a lot of effort in fixed-point FIR
filter design has gone into optimizing for resource use. In this
context, the problem of finding a minimal adder circuit for a
given filter specification was addressed by several authors [1],
[2], [4], [5], [7], [9], [15], [19].
However, to the best of our knowledge, no previous work
has addressed the design of multiplierless FIR filters in an
optimal way. Here, by optimal multiplierless filter we mean a
direct/transposed form FIR filter requiring a minimum number
of adders to meet a target frequency specification, as well as
constraints on the maximum coefficient word size and filter
order. The main contributions of our work are as follows:
• We present for the first time a solution for the optimal
multiplierless design of FIR filters from a frequency
specification using an ILP formulation.
• We provide another ILP formulation that is capable of
additionally limiting the adder depth inside the FIR filter.
• We show that relevant problem sizes can be addressed
by current ILP solvers and that the adder complexity of
well-known FIR filters can be further reduced compared
to the most advanced methods.
In the following, we will give background information
about previous work this paper is based on. In Section III
and Section IV we describe the two ILP formulations that are
at the core of the paper, whereas in Section V we talk about
ideas meant to improve the practical runtime of the proposed
algorithms. We then present experimental results accompanied
by a comparison with the state-of-the-art (Section VI), fol-
lowed by concluding remarks (Section VII).
II. BACKGROUND
Multiplierless filter design problems usually start with a
functional specification of the frequency domain behavior,
together with the number of filter coefficients and their word
lengths. An optimization procedure is applied to get a set
of bounded integer coefficients together with their associated
adder circuits for the constant multiplications needed in the
final implementation. Summarized in Fig. 3, this section
overviews these parameters and their interactions, together
with the state-of-the-art design methods found in the literature.
TABLE I: Relation between filter order N , number of coeffi-
cients M and function cm(ω) for different filter types
Type Sym. N M cm(ω)
I sym. even N
2
+ 1 cm(ω) =
{
1 for m = 0
2 cos(ωm) for m > 0
II sym. odd N+1
2
cm(ω) = 2 cos(ω(m+ 1/2))
III asym. even N
2
cm(ω) = 2 sin(ω(m− 1))
IV asym. odd N+1
2
cm(ω) = 2 sin(ω(m+ 1/2))
A. Linear Phase FIR Filters
An N -th order linear phase FIR filter can be described by
its zero-phase frequency response [35]
HR(ω) =
M−1∑
m=0
hmcm(ω), ω ∈ [0, pi], (2)
which has the property that its magnitude is identical to that
of the transfer function, i.e.,
|H(ejω)| = |HR(ω)| . (3)
The cm(ω) terms are trigonometric functions and M denotes
the number of independent coefficients after removing identi-
cal or negated ones due to symmetry. Both depend on the filter
symmetry and on the parity of N as given in Table I [35].
Let D(ω) and D(ω) be the desired lower and upper bounds
of the output frequency response HR(ω). The associated fre-
quency specification-based FIR filter design problem consists
of finding coefficients hm, m = 0, . . . ,M − 1 that fulfill the
constraints
D(ω) 6 HR(ω) 6 D(ω), ∀ω ∈ Ω, (4)
where Ω ⊆ [0, pi] is a set of target frequency bands (usually
pass and stopbands). A standard approach in practice is to
work with Ωd ⊆ Ω, a uniform discretization of Ω. One number
for the size of Ωd found in the literature is 16M [32].
B. Fixed-point Constraints
Fixed-point (integer coefficient) FIR filter design problems
further restrict the search space to integer variables h′m ∈ Z
with |h′m| < 2B , where the coefficients of HR(ω) are
hm = 2
−Bh′m (5)
and B ∈ N is the maximum effective word length of each
coefficient (excluding sign bit).
To broaden the feasible set of efficient designs, some
applications allow the use of a real-valued scaling factor
G > 0 when computing the quantized fractional coefficients
hm. Equation (4) thus becomes
GD(ω) 6 HR(ω) 6 GD(ω), ∀ω ∈ Ω . (6)
When the frequency specification contains a passband, it is
called the passband gain [31]. Finding adequate bounds for
G is dependent on the set/format of feasible h′m coefficient
values. If these values are constrained to a power of two space,
3the ratio between the upper and the lower bound on G does
not need to be larger than 2 [31, Lemma 1]. Even when this
is not the case, the interval [0.7, 1.4] is frequently used [13],
[19], [31]. For our tests, unless otherwise stated, we prefer the
slightly different interval [2/3, 4/3] since it is centered around
one. In case a unity or fixed-gain filter is required we set the
gain to G = 1.
C. Multiplierless FIR Filters
Formulas (5) and (6) are easily expressed as constraints in
an ILP formulation. However, to ensure an optimal multipli-
erless design, further constraints are needed.
The way these constraints are constructed and used has
varied over the years. Early research in this direction looked
at multiplierless designs where each coefficient was repre-
sented by a limited number of signed power-of-two terms,
optimized using branch-and-bound techniques [1]. Later, min-
imum signed digit (MSD) representations characterized by
a minimum number of non-zero power-of-two terms were
quickly adopted for this purpose [2], [5], [6], [10], [15].
MSD representations can be used to find sharing opportu-
nities of intermediate computations like the 7x term shown
in Fig. 1(b). One way is by searching and eliminating redun-
dant bit patterns common to several coefficients, a technique
called common subexpression elimination (CSE). Savings are
obtained by performing the computation specified by the bit
pattern and distributing the result to all coefficients depending
on it [3], [7], [8], [22]. However, the CSE search cannot
deliver all possible sharing opportunities due to its dependency
on the number representation [23] and the effect of hidden
non-zeros [36]. To avoid them, graph-based approaches are
commonly used in state-of-the-art MCM methods [22]–[27].
Some early work on multiplierless FIR filter design already
considered this by incorporating the graph-based MCM al-
gorithm of [22] into a genetic algorithm that optimizes the
filter coefficients according to the adder cost [4]. A different
approach is followed by [9], where a branch-and-bound-based
ILP optimization is used; here, a pre-specified set of integer
terms, called the subexpression space, has to be provided that
can be shared among the different coefficient expansions. This
work was later extended with a dynamic subexpression space
expansion algorithm [11], [13], which, at least in the case
of [13], claims to usually produce designs with a minimal
number of adders. In contrast to these potentially slow branch-
and-bound approaches, in [16], a fast polynomial-time heuris-
tic for the design of low complexity multiplierless linear-phase
FIR filters was proposed.
Recent work has also focused on integrating filter coefficient
sparsity, which can also have a big impact on the complexity
of the final design [17] by reducing the number of structural
adders. Also, other structures than the direct and transposed
forms (see Fig. 2) have been shown to possess good properties.
The factoring of FIR filters into a cascade of relatively small
subsections can lead to a lower bit-level complexity [14],
[18]. Alternative structures have also been proposed [20]; they
provide lower word sizes for the structural adders.
Besides optimizing the adder count, it was shown early that
the power consumption of the resulting filter also strongly
depends on the adder depth (AD), which is defined as the
number of cascaded adders in the multiplier block [37], [38].
Since then, many works have focused on limiting the AD
either in MCM algorithms [36], [39], [40] or directly in
multiplierless filter design methods [13]. Again, all of those
approaches are heuristics that provide minimal AD but not
guarantee minimal adder cost. Looking at the average adder
depth in the structural adders can also help reduce power
consumption [19].
III. MULTIPLIERLESS FIR FILTERS WITH FIXED NUMBER
OF MULTIPLIER BLOCK ADDERS
Our first ILP model targets the design of generic multipli-
erless FIR filters regardless of their adder depth. It is based
on a recently proposed MCM ILP formulation [27], where
the goal is to directly compute the parameters of an MCM
adder graph, if feasible, for a given number of adders. This
idea is extended here for multiplierless FIR filter design by
adding constraints on the frequency specification. As a result,
we get an ILP model to design a multiplierless filter for a
fixed number of adders in the multiplier block. To optimize
the total number of adders, this ILP model is solved several
times using an overall algorithm discussed in Section III-B.
In the following, we first present the ILP formulation for the
fixed number of multiplier block adders.
A. ILP Formulation for Fixed Multiplier Block Adder Count
The proposed ILP formulation is given in ILP Formulation 1
and uses the constants and variables listed in Table II. The
objective is, given a fixed number of multiplier block adders
AM, to minimize the number of structural adders AS (which
depend on the number of zero filter coefficients, encoded by
the binary decision variables hm,0).
The resulting constraints can be roughly divided into fre-
quency response conditions (C1, C2), equations linking the
filter coefficients with the coefficients of the multiplier block
(C3) and formulas describing the multiplierless realization of
the multiplier block (C4 – C8).
The integer coefficients h′m (m = 0, . . . ,M − 1) of the
FIR filter are directly used as integer variables in the ILP
formulation. The resulting frequency response is constrained
in C1a by setting (2) and (5) into (6). Constraints C1b are
so-called lifting constraints. These are actually not required
to solve the problem, but can significantly reduce the search
space and improve runtime performance. Specifically, they
limit the range of the coefficients to lower hm and upper
hm bounds. The computation of these bounds is considered
in Section V-A. Constraint C2 limits the range of the gain as
discussed in Section II.
Constraints C3a to C3c provide the connection between
the filter coefficient h′m and the (potentially shifted and sign-
corrected) multiples computed in the multiplier block ca or
a zero coefficient. For that, the binary decision variables
oa,m,s,φ ∈ {0, 1} encode if h′m is connected to adder a of
the multiplier block, shifted by s, and either added (φ = 0) or
subtracted (φ = 1) in the structural adders (C3a). In case the
coefficient is zero, a single binary decision variable hm,0 is
4ILP Formulation 1 Multiplierless FIR filters with fixed AM
minimize AS(hm,0)
subject to
C1a: G2BD(ω) 6
M−1∑
m=0
h′mcm(ω) 6 G2BD(ω), ∀ω ∈ Ωd
C1b: hm 6 h′m 6 hm, ∀m = 0, . . . ,M − 1
C2: 2/3 6 G 6 4/3
C3a: h′m = (−1)φ2sca if oa,m,s,φ = 1
∀a = 0, . . . , AM,m = 0, . . . ,M − 1
C3b: h′m = 0 if hm,0 = 1, ∀m = 0, . . . ,M − 1
C3c:
AM∑
a=0
Smax∑
s=Smin
1∑
φ=0
oa,m,s,φ + hm,0 = 1, ∀m = 0, . . . ,M − 1
C4: c0 = 1
C5: ca = c
sh,sg
a,` + c
sh,sg
a,r , ∀a = 1, . . . , AM
C6a: ca,i = ck if ca,i,k = 1, ∀a = 1, . . . , AM, i ∈ {`, r}
k = 0, . . . , a− 1
C6b:
a−1∑
k=1
ca,i,k = 1, ∀a = 1, . . . , AM, i ∈ {`, r}
C7a: csha,i = 2
sca,i if ϕa,i,s = 1
∀a = 1, . . . , AM, i ∈ {`, r}, s = Smin, . . . , Smax
C7b:
Smax−1∑
s=Smin
ϕa,i,s = 1, ∀a = 1, . . . , AM, i ∈ {`, r}
C7c: ϕa,`,s = 0 ∀s > 0
C7d: ϕa,`,s = ϕa,r,s ∀s < 0
C8a: csh,sga,i = −csha,i if φa,i = 1, ∀a = 1, . . . , AM, i ∈ {`, r}
C8b: csh,sga,i = c
sh
a,i if φa,i = 0, ∀a = 1, . . . , AM, i ∈ {`, r}
C8c: φa,` + φa,r 6 1, ∀a = 1, . . . , AM
used (C3b). This encoding allows the optimization of structural
adders by considering the hm,0 variables in the objective func-
tion. For every zero coefficient, the corresponding structural
adder(s) can be saved depending on the coefficient and filter
type. Table III shows the number of structural adders for the
different filter types. Overall, constraints C3c ensure that only
one of the above cases is valid.
The remaining constraints C4 – C8 are identical to the ones
used for solving the MCM problem from [27]. We give a
brief description here, but refer the reader to [27] for a more
detailed presentation. The multiplier block input is viewed
as a multiplication by factor one (c0 = 1) and is defined
with constraint C4. Constraints C5 represent the actual add
operation of adder a and its corresponding factor ca. It is
obtained by adding the shifted and possibly sign corrected
factors of its left input csh,sga,` and its right input c
sh,sg
a,r . The
source of the adder inputs is encoded by C6a/b. Indicator
constraints C6a are used to set the value ca,i of the adder
TABLE II: Used constants (top) and variables (bottom) in ILP
Formulation 1
Constant/Variable Meaning
AM ∈ N Number of adders in the multiplier block
M ∈ N Number of filter coefficients
Smin, Smax ∈ Z Minimum and maximum shift
AS ∈ N Number of structural adders
h′m ∈ Z Integer representation of filter coefficient
hm,0 ∈ {0, 1} true, if coefficient h′m is zero
ca ∈ N Constant computed in adder a
ca,i ∈ N Constant of input i ∈ {`, r} of adder a
csha,i ∈ N Shifted constant of input i ∈ {`, r} of adder a
c
sh,sg
a,i ∈ N Shifted, sign corrected constant of input
i ∈ {`, r} of adder a
φa,i ∈ {0, 1} Sign of input i ∈ {`, r} of adder a (0:’+’,
1:’−’)
ca,i,k ∈ {0, 1} true, if input i of adder a is connected to
adder k
ϕa,i,s ∈ {0, 1} true, if input i of adder a is shifted by s bits
oa,m,s,φ ∈ {0, 1} true, if coefficient h′m is connected to adder a,
shifted by s and sign φ
hm, hm ∈ Z Lower and upper bound for filter coefficient
m = 0 . . .M − 1
G ∈ [2/3, 4/3] Gain of a variable gain filter (G = 1 when the
gain is fixed)
input i ∈ {`, r} to the actual factor when the corresponding
decision variable ca,i,k is set. Indicator constraints are special
constraints in which a binary variable controls whether or not
a specified linear constraint is active. They are in-fact non-
linear but supported by many modern ILP solvers and are also
simple to linearize for other solvers (see [27]). Constraints C6b
make sure that only one source is selected. The actual shift is
constrained by C7a/b in a similar way: indicator constraints
C7a are used to set the shifted factor csha,i according to the
corresponding decision variable ϕa,i,s.
Constraints C7c and C7d are both optional lifting constraints
used to reduce the search space. As the filter coefficients can
be shifted in constraint C3a, we can limit the constants of the
multiplier block to odd numbers. This allows us to use the
well-known fact that odd coefficients can be computed from
odd numbers using one addition with either one operand left
shifted while the other operand is not shifted or both operands
are right shifted by the same value [41, Theorem 3].
To support subtractions, indicator constraints C8a/b are used
to set the sign according to decision variable φa,i. Finally,
constraints C8c ensure that at most one input of the adder
can be nagative, as subtracting both inputs is typically more
hardware demanding.
All of the integer variables from Table II are computed from
integer constants or booleans and represent integer values.
So they can be relaxed to real numbers to speed up the
optimization.
B. Minimizing the Total Number of Adders
As the number of adders in the multiplier block AM is fixed
in ILP Formulation 1, we need to iterate over various values
AM to find the minimum number of total adders
A = AM +AS . (7)
5TABLE III: Number of structural adders for the different filter
types
Type no. of structural adders, AS(hm,0)
I N − h0,0 − 2
M−1∑
m=1
hm,0
II N − 2
M−1∑
m=0
hm,0
III N − 2
M−1∑
m=1
hm,0
IV N − 2
M−1∑
m=0
hm,0
For that, we first search for a solution with minimal number
of multiplier block adders by solving ILP Formulation 1 for
AM = 0, 1, 2, . . . until we obtain the first feasible solution.
This solution with minimum multiplier block adders AM,min
is not necessarily the global optimum as there might be a
solution with AM > AM,min and a smaller AS. To account for
this, we need a lower bound for the structural adders AS,min.
This is obtained once at the beginning of the overall algorithm
by solving the problem for a maximally sparse FIR filter,
which we do by taking ILP Formulation 1 where only the
constraints C1 – C3 are considered.
In case the structural adders AS of solution with AM =
AM,min are not identical with AS,min, we continue to further
increment AM until we find a solution with AS = AS,min.
This is a safe stopping point since, by the optimality of ILP
Formulation 1, there is no solution with larger AM and smaller
AS. The solution with minimum total adders A found so far
is hence also globally optimal. Typically, only a few iterations
are necessary to reach this point.
IV. MULTIPLIERLESS FIR FILTERS WITH BOUNDED
ADDER DEPTH
As discussed above, limiting the AD is important to reduce
the power consumption of a filter. Unfortunately, adapting ILP
Formulation 1 to limit the AD is not straightforward, as the
topology of the adders and thus the AD is left open. We present
in this section a novel ILP model for the design of multiplier-
less FIR with limited AD which is based on a formulation that
was initially designed for optimizing pipelined MCM (PMCM)
circuits [40], [42].
In contrast to ILP Formulation 1, the possible coefficients
are precomputed for each adder stage s and selected using bi-
nary decision variables. The computation of the corresponding
coefficient sets is given next.
A. Definition of Coefficient Sets
We use some notation and definitions originally introduced
in [23]. First, we define the generalized add operation called
A-operation, which includes the shifts. An A-operation has
two input coefficients u, v ∈ N and computes
Aq(u, v) = |2luu+ (−1)sv2lvv|2−r, (8)
where q = (lu, lv, r, sv) is a configuration vector which
determines the left shifts lu, lv ∈ N0 of the inputs, r ∈ N0
is the output right-shift and sv ∈ {0, 1} is a sign bit which
denotes whether an addition or subtraction is performed.
Next, we define the set A∗(u, v) containing all possible
coefficients which can be obtained from u and v by using
exactly one A-operation:
A∗(u, v) := {Aq(u, v) | q is a valid configuration} . (9)
A valid configuration is a combination of lu, lv , r and sv such
that the result is a positive odd integer Aq(u, v) 6 cmax. The
reason for limiting the integers to odd values is that we can
compute every even multiple by shifting the corresponding odd
multiple to the left. The cmax limit is used to keep A∗(u, v)
finite. It is chosen as a power-of-two value which is usually
set to the maximum coefficient bit width B plus one [22], [23]
cmax := 2
B+1 . (10)
For convenience, the A∗ set is also defined for an input set
X ⊆ N as
A∗(X) :=
⋃
u,v∈X
A∗(u, v) . (11)
We can now define the coefficients that can be computed
at adder stage s, denoted as As, by recursively computing the
A∗ sets
A0 := {1} (12)
As := A∗(As−1) . (13)
In addition, let T s denote the set of (u, v, w) triplets for which
w ∈ As can be computed using u and v from the previous
stage (i.e., u, v ∈ As−1). T s can be computed recursively,
starting from the last stage s, which is equal to the maximum
allowable AD:
T s := {(u, v, w) | w = Aq(u, v),
u, v ∈ As, u 6 v, w ∈ As+1}. (14)
To give an example, the first elements of T 1 are T 1 =
{(1, 1, 1), (1, 1, 3), (1, 1, 5), (1, 1, 7), (1, 1, 9), (1, 1, 15), . . .}.
This set contains all the possible rules for computing
multiples from the input within one stage of additions,
while set T 2 = T 1 ∪ {(1, 3, 11), (1, 5, 11), . . . , (3, 5, 11), . . .}
contains all the combinations of how elements in the next
stage can be computed.
B. ILP Formulation for Fixed Adder Depth
The bounded AD model is given in ILP Formulation 2,
while the corresponding constants and variables are given
in Table IV.
In contrast to ILP Formulation 1, the objective is to directly
minimize the total number of adders A, which is separated
into adders in the multiplier block (AM) and structural adders
AS. Similar to ILP Formulation 1, the constraints are divided
into frequency response conditions (C1, C2), the link between
the filter coefficients and the coefficients of the multiplier
block (C3, C4) and the equations describing the multiplierless
realization of the multiplier block (C5 – C8).
6ILP Formulation 2 Multiplierless FIR filters with depth limit
minimize
S∑
s=1
∑
w∈As
asw︸ ︷︷ ︸
=AM
+AS(hm,0)
subject to
C1a: G2BD(ω) 6
M−1∑
m=0
h′mcm(ω) 6 G2BD(ω), ∀ω ∈ Ωd
C1b: hm 6 h′m 6 hm, ∀m = 0, . . . ,M − 1
C2: 2/3 6 G 6 4/3
C3a: h′m =

2B−1∑
w=0
whm,w if φm = 0
−
2B−1∑
w=1
whm,w if φm = 1
∀m = 0, . . . ,M − 1
C3b:
2B−1∑
w=0
hm,w = 1, ∀m = 0, . . . ,M − 1
C4: rSodd(w) + a
S
odd(w) >
1
M
M−1∑
m=0
hm,w, ∀w = 0, . . . , 2B − 1
C5: rsw = 0 ∀w ∈ As \
s−1⋃
s′=0
As′ with s = 1, . . . , S − 1
C6: rsw − as−1w − rs−1w 6 0, ∀w ∈ As \ {0}, s = 2, . . . , S
C7: asw −
∑
(u,v,w′)∈T s |w′=w
xs−1(u,v) 6 0
∀w ∈ As, s = 2, . . . , S
C8:
xs(u,v) − rsu − asu 6 0
xs(u,v) − rsv − asv 6 0
∀(u, v, w) ∈ T s with s = 1, . . . , S − 1
Constraints C1a/b and C2 are identical to the ones in
ILP Formulation 1. Now, the connection between the odd
multiplier block coefficients of the pre-computed sets and the
filter coefficients is performed using binary decision variables.
Let hm,w ∈ {0, 1} be a binary decision variable that is true if
the magnitude of h′m is identical to w, i.e.,
hm,w =
{
1 when |h′m| = w
0 otherwise
(15)
for m = 0, . . . ,M − 1 and w = 0, . . . , 2B − 1. Furthermore,
let φm determine the sign of h′m as follows
φm =
{
0 when h′m ≥ 0
1 otherwise .
(16)
The value of each integer coefficient h′m is selected by the
indicator constraints C3a. In addition, constraints C3b make
sure that only one value per filter coefficient is selected.
TABLE IV: Used constants (top) and variables (bottom) in
ILP Formulation 2
Constant/Variable Meaning
M ∈ N Number of filter coefficients
As ⊆ N Coefficients that can be computed in adder stage s
T s ⊆ N3 Tripplets (u, v, w) from which w ∈ As can be
computed using u, v ∈ As−1
hm, hm ∈ Z Lower and upper bound for filter coefficient
m = 0, . . . ,M − 1
h′m ∈ Z Value of filter coefficient m = 0, . . . ,M − 1
hm,w ∈ {0, 1} true, if |h′m| = w for m = 0, . . . ,M − 1 and
w = 0, . . . , 2B − 1
φm ∈ {0, 1} true, if h′m is negative
asw ∈ {0, 1} true, if w ∈ As in stage s = 1, . . . , S − 1 is
realized using an adder
rsw ∈ {0, 1} true, if w ∈ As in stage s = 1, . . . , S − 1 is
realized using a register or wire
xs
(u,v)
∈ {0, 1} true, if u and v are available in stage
s = 1, . . . , S − 2
G ∈ [2/3, 4/3] Gain of a variable gain filter (G = 1 when the
gain is fixed)
Next, we distinguish between coefficients that are computed
for the selected stage (by using an addition) and coefficients
that are just replicated from a previous stage. This replication
can be either implemented by a simple wire (as this was
implied in ILP Formulation 1) or in case of a pipelined
implementation of the multiplier block, it will be implemented
by a register. This allows to also model the register cost in the
latter case (not treated here but it is a trivial extension of the
objective). Hence, we introduce two new decision variables for
each w and stage: asw and r
s
w, which are true, if w in stage s
is realized using an adder or register/wire, respectively.
The connection to the filter coefficients hm,w is made
through C4. As several of the M hm coefficients can have
the same w value, the right hand side of C4 is scaled by 1/M
to keep it less than one. Whenever the right hand side of C4 is
non-zero it forces the realization of coefficient w in the output
stage S, either as an adder or as a register/wire.
Constraints C5 and C6 consider the realization as regis-
ter/wire: they require that a value w can only be replicated
from a previous stage if it was computed or replicated before.
The realization as an adder computing constant w from
the inputs u and v requires the presence of both inputs in
the previous stage. For that, the binary variables xs(u,v) are
introduced which determine if both are available in stage s:
xs(u,v) =
{
1 if both u and v are available in stage s
0 otherwise
(17)
Now, constraint C7 specifies that if w is computed by w =
A(u, v) in stage s, the pair (u, v) has to be available in the
previous stage. If a pair (u, v) is required in stage s, constraints
C8 make sure that u and v have been realized in the previous
stage either as register or adder.
Note that instead of using constraint C5 it is more practical
to remove all variables rsw which are zero from the cost
function and their related constraints. Also note that the binary
variables xs(u,v) and the integer variables hm can be relaxed
to real numbers to speed up the optimization.
7C. Selecting the Adder Depth
The AD is often selected to be as small as possible, typically
at the expense of a higher adder cost. It is well known that the
minimal AD needed when multiplying with a given coefficient
can be realized by using a binary tree [43]. Therefore, it
cannot be lower than the base two logarithm of the non-
zero digit count of its MSD representation. Unfortunately, as
the coefficients are not known in advance, the minimum AD
cannot be derived from the filter specification. However, the
upper bound of the AD can be computed from the coefficient
word size B as follows. A B bit binary number can have up to
B + 1 digits when represented as an MSD number and up to
b(B + 1)/2c+ 1 non-zeros in the worst case [40]. This leads
to a maximum adder depth of
ADmax = log2
(⌊
B + 1
2
⌋
+ 1
)
. (18)
Using this bound, a search from AD = 0, . . . ,ADmax can be
performed until the first feasible solution is found.
For practical FIR filters, early studies have shown that
coefficient word sizes between 15 bit to 20 bit are sufficient to
achieve approximation errors between −70 and −100 dB [44].
Using (18), this translates to ADs of at most three to four. In
our experiments, we found very good solutions with AD = 2
for most of the filters from practice.
V. REDUCING THE PROBLEM COMPLEXITY
A. Reducing the Coefficient Range
Following [5, Sec. 4], we bound the search space for the
coefficient values by projecting the polytope corresponding to
the discretized versions of (4) or (6) onto each h′m. The goal
is a tight interval enclosure [hm, hm] for the feasible values
of h′m. This corresponds to the LPs:
minimize h′m
or
maximize h′m
subject to
GD(ω) 6
M−1∑
k=0
h′kck(ω) 6 GD(ω), ∀ω ∈ Ωd,
where h′k ∈ R for k = 0, . . . ,M − 1 and G ∈ [2/3, 4/3] (or
G = 1 when unity gain is used). We get [hm, hm] by taking
hm = dh′me from minimize h′m,
hm = bh′mc from maximize h′m.
B. Discretizing the Frequency Domain
Even though Ω is replaced by a finite set Ωd, we perform a
rigorous posteriori validation of the result over Ω [45]. Still,
the typically large size of Ωd (16M is a common value found
in the literature) can have a big impact on the runtime of the
filter design routine. This is shown for instance in the context
of an optimal branch-and-bound algorithm for FIR filter design
with fixed-point coefficients [32, Table 2]. A too small number
of points can, on the other hand, lead to an invalid solution
over Ω and a larger feasible set, potentially incurring a larger
runtime as well.
It is thus important to consider a discretization of reasonable
size that is unlikely to lead to invalid solutions over Ω (i.e.,
equations (4) or (6) do not hold) and does not increase the
search space by a too large factor. To this effect, we use
so-called approximate Fekete points (AFPs), which contain
the most critical frequencies for a given filter that needs
to fit a target frequency response. They have recently been
used to improve the robustness of the classic Parks-McClellan
Chebyshev FIR filter design algorithm [46] and for a fast
and efficient heuristic for FIR fixed-point coefficient opti-
mization [47]. They are efficient choices when performing
polynomial interpolation/approximation on domains such as
Ω. This is relevant in our context since HR(ω) in (2) is
a polynomial in cos(ω) [48, Ch. 7.7]. For details on how
to compute them we refer the reader to [46], [47] and the
references therein.
C. An Adaptive Search Strategy
Even if the current Ωd leads to a solution that does not pass
a posteriori validation, it might still be possible to rescale
the gain factor G such that (6) holds. By taking a point
ωmax ∈ Ω where GD(ωmax) − HR(ωmax) or HR(ωmax) −
GD(ωmax) is largest (i.e., the point of largest deviation from
the specification) we first update G to take a value close to
HR(ωmax)/D(ωmax) or HR(ωmax)/D(ωmax), depending on
where the deviation occurs. If this new gain leads to a valid
solution over Ω, then it is optimal. If not, we update Ωd
by adding the points of largest deviation for each frequency
subdomain. We rerun the optimization with this new Ωd,
repeating until either (a) there are no more invalid frequency
points or (b) the problem becomes infeasible, meaning no
solution with the imposed constraints over Ω exists.
We should mention that running the result validation code
of [45] at each iteration of the adaptive routine is computa-
tionally expensive. This is why at each iteration we perform
a fast, non rigurous test consisting of verifying (6) on a much
denser discretization of Ω than Ωd. We found this to usually
be sufficient in ensuring that the a posteriori validation [45]
done at the end of optimization is successful.
VI. EXPERIMENTAL RESULTS
To test the ILP formulations discussed above, we have
implemented them in a C++ filter design tool1. It features a
flexible command-line interface.
A. Experimental Setup and Parameter Choices
All experiments were run on a Linux machine with an Intel
Xeon E5-2690 v4 CPU with 56 cores and 252 GB of RAM.
The proposed implementation supports several popular open
source and commercial (M)ILP solvers, such as SCIP [49],
Gurobi [50] and CPLEX [51]2. For convenience, these solvers
are accessed through the ScaLP [52] library, which acts as a
1Available as an open-source project at: https://gitlab.com/filteropt/firopt.
2Free academic licenses for Gurobi 8.1 and CPLEX 12.6 are used.
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Fig. 4: Total execution times for the design of a family of
filters from Section VI-B1 with respect to the size of Ωd (kM
points). Each data point corresponds to the time for the design
of 42 filters of increasing complexity.
frontend. Based on our experiments, Gurobi usually proved
to be the fastest backend, which is why, apart from a few
exceptions, use it on all the examples below.
All experiments use the AFP-based frequency grid dis-
cretization mentioned in Section V-B. As discussed before,
the number of frequency points in Ωd is run-time critical. To
determine an appropriate size, we ran an experiment using a
typical design scenario with an Ωd size of kM points and
k = 1, . . . , 32. Fig. 4 shows the runtimes. Not surprisingly,
they start large for very low k, as in these cases the frequency
grid usually has to be extended to address violations, which
require re-running the optimization routine on a new grid. As
soon as k is large enough (around k > 4), invalid results
become rare, meaning just one optimization pass is sufficient.
Further increasing k at this point just leads to more constraints
in the model and likely a larger runtime for the optimizer.
Based on these results, we selected to start with 4M points.
We find this choice usually delivers a good balance between
optimizer runtime and number of iterations needed to obtain
a valid solution over Ω.
B. Benchmark Set
Several multiplierless filter designs were computed to eval-
uate our methods. They are introduced next.
1) A Family of Specifications from [4, Example 1]: We
consider a family of low-pass linear-phase filter specifications
from Redmill et al. [4]. These specifications are defined by:
1− δ 6 HR(ω) 6 1 + δ, ω ∈ [0, 0.3] (passband)
−δ 6 HR(ω) 6 δ, ω ∈ [0.5, 0.1] (stopband)
where δ is a parameter regulating error. We set δ = 10−
p
20 ,
where p > 0 is the error in decibels (dB).
Our goal with this benchmark is to explore the tradeoff
between the error (p), the filter order (N ) and the word length
(B) in terms of the total number of adders.
TABLE V: Specifications of the reference filters
(a) Specifications S1, S2, L1, L2 and their variations.
Name Source Ωp/pi Ωs/pi δp δs
S1a [2] [0, 0.3] [0.5, 1] 0.00645 0.00645
S1b [4] [0, 0.3] [0.5, 1] 0.00636 0.00636
S1c [9], [13] [0, 0.3] [0.5, 1] 0.01570 0.00660
S2a [2], [10] [0, 0.042] [0.14, 1] 0.01160 0.001
S2b [9], [13] [0, 0.042] [0.14, 1] 0.01200 0.001
L1 [9], [10] [0.8, 1] [0, 0.74] 0.0057 0.0001
L2 [1], [15] [0, 0.2] [0.28, 1] 0.02800 0.001
(b) Specification of the multiband filter L3.
Ωi/pi D(ω) D(ω)
[0, 0.15] 0.9772 1.0232
[0.15, 0.1875] 0.9441 1.0232
[0.1875, 0.2125] 0.9016 1.0232
[0.2875, 1] 0 0.0316
2) A Set of State-of-the-art Specifications: We also test our
tool on a set of reference specifications from the literature [1],
[2], [4], [9], [12], [13], [15], referred to as S1, S2, L1, L2
and L3. They are all low-pass filters defined by
1− δp 6 HR(ω) 6 1 + δp, ω ∈ Ωp (passband),
−δs 6 HR(ω) 6 δs, ω ∈ Ωs (stopband),
where the values of δp, δs,Ωp,Ωs for each specification are
given in Table V. Over time, these reference filter specifi-
cations were slightly modified by different publications. To
compare with each one, we indicate variations by suffixes,
e.g. S1a and S1b.
We note that this restriction to low-pass filters comes only
from the existing literature and that our tool can be success-
fully used for the design of other types of filters, such as
multiband filters or decimators (since we generalize constraints
on the frequency response as functions of frequencies).
C. Results
1) ILP Formulation 1 vs. ILP Formulation 2: In the first
experiment, we compare ILP Formulation 1 (in its overall form
discussed in Section III-B) to ILP Formulation 2. Both models
can be used to optimize for the total number of adders (MB
and structural) given fixed parameters like filter order N , filter
type and the effective word length B (see Fig. 3). In case of
ILP2, the adder depth is an additional constraint. Therefore, in
practice, the two approaches can sometimes lead to different
results.
This is exemplified in Fig. 5, where we design a set of
filters using the family of specifications from [4, Example 1]
as described in Section VI-B1. We consider 2 × 37 filters
corresponding to p = 2, . . . , 38 (i.e., error is varied from
−2 dB to −38 dB), with a 9-bit effective word length and fixed
gain G = 1. In each case, a type I filter with smallest N that
leads to a feasible solution under the given constraints was
used. For ILP2, the upper bound on the AD is set to 2 as this
turned out to be sufficient for all test instances.
For most error targets the resulting total adder count is
identical between the two. The exceptions are −27,−31,−32
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Fig. 5: Total adder count comparison when using ILP1
(adapted to minimize the total number of adders) and ILP2
(with AD limit set to 2) on the Redmill set of filters [4].
and −36 dB, where ILP1 gives a better total adder count, and
−37 dB, where ILP2 is better. The four cases where ILP1 gives
a better result are not surprising considering that the limited
AD in ILP2 restricts the coefficient search space. For −37 dB,
the difference comes from the fact that the ILP1 solver is able
to find an optimal solution with N = 20, while an AD = 2
solution for ILP2 is only possible starting with N = 22.
Taking AD = 3 with ILP2 gives the N = 20 solution found
with ILP1.
Due to the different nature of the constraints and objective
values of both ILP models, it is hard to do a runtime compar-
ison between the two. We only mention that when there is a
feasible filter with small number of MB adders, ILP1 can be
quite fast for moderate size problems (N < 50), but turns out
to struggle for problems with many MB adders. Similarly, for
feasible designs with small AD (up to 3), ILP2 will be fast
for N < 50 and overall scales better than ILP1.
In the rest of the paper, for comparison with previous work,
we use ILP Formulation 2 with AD = 2 (unless otherwise
stated).
2) Design Space Exploration for [4, Example 1]: The
experiment setting from Section VI-C1 is expanded upon.
We compare our best results (with effective word lengths
B ∈ {8, 9, 10, 11}) with those from [4, Example 1]. We start
off by considering only type I filters (just like in [4]), variable
gain G ∈ [2/3, 4/3] and minimal order N for each error target.
The results are illustrated in Fig. 6. We note that there are
certain cases where, for a given B, taking the minimal filter
order leading to a feasible solution does not minimize the
adder cost. This is most visible for B = 11 and a −30dB error
target, where a minimal order N = 14 filter requires 24 adders.
For B = 10, the minimal N is 16, leading to only 17 total
adders, a 7 adder improvement. Taking N = 16 for B = 11
also results in a 17 adder solution. A lower implementation
cost is sometimes possible when increasing the filter order
leads to a sparser filter and/or a more economical MCM
design. Such solutions better optimize the objective functions
in the proposed ILP models. We nevertheless remark that
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Fig. 6: Our designs with effective word lengths varying from
8 to 11, filter type I and smallest feasible filter order.
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Fig. 7: Comparison between our best design space exploration
results and the best results from [4, Example 1]. Our tool
improves designs from [4] or proves them optimal.
increasing the filter order beyond a certain threshold will not
lead to different solutions [53].
Of course, increasing the word length can also lead to
a significant improvement in the results. For instance, the
optimal −50dB atteanuation results for B ∈ {9, 10, 11}
require 41, 32 and 31 adders, respectively.
This nonlinearity of the word length/cost relation means
that the user should favor a comprehensive exploration of the
design space, varying the design parameters (especially B,
filter type and N ) and examine the various trade-offs. This
is possible with our tool. Fig. 7 shows the results of such an
experiment where, with respect to the setting of Fig. 6, we
additionally allow N to vary and also consider type II filters.
We also added the flexible gain, genetic algorithm results
produced in [4]. Compared to [4], we could improve all of
the results, except two of them where we obtained the same
adder cost (−9 dB and −25 dB). It is clearly visible that
allowing variable gain designs can have a major influence on
the quality of the results.
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TABLE VI: Comparison between our method and the state-of-the-art results for the specifications in Table V.
Name Source N Type AM AS A AD G B Error Coefficients
S1a [2] 24 I 11 24 35 2 2.41 8 0.00159 1 3 −1 −8 −7 10 20 −1 −40 −34 56 184 246
S1a ours 24 I 7 20 27 2 1.251 9 0 1 4 0 −8 −7 10 22 0 −41 −36 57 192 256
S1a ours 24 I 6 20 26 2 1.245678 9 0.00159 1 4 0 −8 −8 10 22 0 −40 −37 57 192 256
S1a ours 23 II 7 19 26 2 2.654716 8 0 3 3 −5 −11 0 20 16 −23 −52 0 134 253
S1a ours 23 II 5 19 24 2 2.172388 8 0.00159 2 2 −3 −9 0 16 13 −18 −42 0 110 208
S1b [4] 24 I 6 20 26 3 2.4570 9 0 2 8 0 −16 −14 20 43 0 −80 −71 112 377 502
S1b ours 24 I 6 20 26 2 1.40946 9 0 2 4 0 −10 −8 12 24 0 −47 −40 65 216 288
S1b ours 23 II 5 19 24 2 2.46492 9 0 6 6 −8 −21 0 36 32 −42 −96 0 248 472
S1b ours 23 II 7 19 26 2 2.65462 8 0 3 3 −5 −11 0 20 16 −23 −52 0 134 253
S1c [9] 24 I 4 24 28 2 1.8950 8 0 2 3 −2 −8 −4 10 16 −3 −32 −24 48 144 191
S1c ours 24 I 5 20 25 2 1.25615 8 0 1 2 0 −4 −3 6 11 0 −21 −18 29 96 128
S1c ours 23 II 5 19 24 2 1.86904 7 0 1 1 −2 −4 0 7 6 −8 −18 0 47 89
S1c [13] 23 II 4 19 23 2 1.34766 8 0.00118 2 2 −2 −5 0 10 8 −12 −26 0 68 128
S1c ours 23 II 4 19 23 2 1.34717 8 0.00118 2 2 −2 −5 0 10 8 −12 −26 0 68 128
S2a [2] 59 II 57 59 116 2 7.1324 13 0 31 28 29 22 8 −17 −59 −116 −188 −268 −352 −432
−500 −532 −529 −464 −336 −129 158 526 964 1472
2008 2576 3136 3648 4110 4478 4737 4868
S2a ours 59 II 22 59 81 2 9.25424 10 0 4 4 4 4 1 −2 −9 −18 −30 −42 −56 −69 −80 −86
−85 −76 −56 −22 24 84 155 236 325 416 508 593
668 728 770 792
S2b [9] 59 II 19 59 78 3 10.6888 10 0 5 5 6 5 3 −2 −10 −20 −32 −48 −64 −80 −91 −99
−99 −88 −64 −26 28 96 178 273 376 482 587 686 772
842 892 916
S2b [9] 59 II 21 59 80 2 10.48712 10 0 5 5 5 4 2 −4 −10 −20 −34 −48 −64 −78 −91 −98
−96 −86 −62 −24 28 96 176 269 369 473 575 672 756
824 872 897
S2b ours 59 II 19 57 76 2 10.506472 10 0 4 4 5 4 0 −4 −11 −22 −34 −49 −64 −79 −90 −98
−96 −84 −60 −24 30 97 178 270 370 474 576 672 756
824 872 896
S2b [13] 59 II 17 59 76 3 10.47032 10 0.01395 5 5 6 5 2 −2 −10 −20 −32 −48 −64 −78 −92 −98
−87 −65 −26 26 93 174 267 368 472 575 672 757 826
874 898
S2b ours 59 II 15 51 66 2 7.5904 10 0.00789 0 0 0 −2 −5 −10 −16 −23 −32 −40 −50 −58 −64
−64 −61 −50 −29 0 38 86 143 206 274 344 412 476
532 576 608 624
L2 [9] 62 I 17 62 79 3 2.6668 11 0 4 9 13 12 4 −10 −26 −36 −32 −12 18 44 52 32 −10
−56−80−64−4 74 130 128 48−86−215−263−168
88 460 854 1153 1265
L2 ours 62 I 16 62 78 3 2.6668 11 0 4 9 13 12 4 −10 −26 −36 −32 −12 18 44 52 32 −10
−56−80−64−4 74 130 128 48−86−215−263−168
88 460 854 1153 1265
L3 [9] 35 II 3 35 38 2 3.192 8 0 8 1 −6 −12 −10 −1 6 20 20 6 −12 −32 −40 −16 32
96 160 196
L3 ours 35 II 5 33 38 2 2.58268 7 0 4 0 −2 −4 −4 −1 4 7 8 3 −5 −14 −16 −7 12 39 64
79
L3 ours 35 II 5 31 36 1 2.6257 8 0 7 0 −5 −8 −10 0 6 15 15 8 −12 −28 −32 −14 24 80
130 160
L3 ours 35 II 4 31 35 2 2.10468 8 0 5 0 −4 −8 −8 0 4 11 13 5 −10 −22 −26 −11 20 64
104 129
L3 [13] 35 II 4 31 35 1 2.627 7 0.00213 3 0 −2 −5 −5 0 3 7 8 3 −6 −14 −16 −7 12 40 65 80
L3 ours 35 II 4 31 35 1 2.61998 7 0.00213 3 0 −2 −4 −6 0 3 7 7 4 −6 −14 −16 −7 12 40 65 80
L3 ours 35 II 5 29 34 2 2.6211 8 0.00213 7 0 0 −10 −8 0 8 16 16 7 −10 −28 −32 −14 24 78
130 160
L3 ours 35 II 3 31 34 1 2.60028 8 0.00213 6 0 −3 −10 −10 0 7 12 16 7 −12 −28 −32 −14 24 80
128 160
L3 ours 35 II 3 31 34 2 2.60564 7 0.00213 4 0 −2 −4 −4 0 3 8 8 3 −6 −13 −16 −8 13 40 64 80
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3) The Set of State-of-the-art Specifications: Table VI
presents the comparison between our designs and the best
results from literature [1], [2], [4], [9], [12], [13], [15] for the
filter specifications from Table V. The following information
for each implementation is given: filter order (N ), filter type,
number of multiplier adders (AM ), number of structural adders
(AS), total number of adders (A), adder depth of the multiplier
block (AD), gain (G), effective coefficient word length (B),
frequency response error and, finally, coefficients of the filter.
The frequency response error represents by how much the
resulting filter does not respect the specification (zero in case
of no issue) and was necessary to introduce since coefficients
from previous work turned out to sometimes slightly violate
the specification. For those cases we also adjusted the specifi-
cation to find solutions with a similar error in order to perform
a fair and complete comparison. In the following, we discuss
each instance in detail.
S1a: we obtain a 23% improvement (27 vs. 35 adders) in
comparison to the implementation in [2]. By also considering
type II designs, one extra adder can be saved (26 total adders).
If furthermore a slight error is allowed, a design with 24 adders
is achievable.
S1b: for this specification we show that, for type I
designs, the AD can be reduced from 3 to 2 stages, while
keeping the same effective word length. If we use type
II filters, keeping the same word length as [4] allows the
reduction of two adders (one structural and one MB). We can
also decrease the word length by one, and still get a result
with the same cost as [4].
S1c: we improve the result from [9] by 3 adders by
prioritizing sparse implementations. For type II specifications
we can gain one extra structural adder and decrease the word
length by one. A type II implementation of these specifications
from [13] requires only 23 adders but has higher error than
that allowed by the specification. If we allow some error, we
obtain the same 23 adder solution as [13].
S2a: we offer a significant improvement in the implemen-
tation of this specification w.r.t. the best known result [2]. Our
solution requires 30% less adders (81 adders vs. 116 adders)
and we reduce the effective word length from 13 to 10 bits.
S2b: in [9], implementations with adder depths 3 and 2
are proposed, at the cost of 78 and 80 adders, respectively.
These results are improved in [13], with the authors claiming
that a 3-stage implementation at the cost of 76 adders has a
high probability to be optimal. Our check shows that the latter
design does not pass an a posteriori validation by a margin of
at least 0.01395. If some error margin is indeed acceptable, we
demonstrate that a 2-stage design with a cost of only 66 adders
is possible. Again, our result has higher sparsity than previous
designs. If frequency specifications must be rigorously met, we
show that 76 adders is the optimal cost for a 2-stage design.
L1: the tool timed out for this specification before giving
a feasible result, hence it is not presented in Table VI. The
best known result from literature is a 120-tap filter [9] and
the size of an instance of the corresponding ILP formulation
goes beyond the current capabilities of the solvers we tried,
showing its limitations.
L2: the result of [9] can be improved by one adder with
the same coefficient set. Similar to L1, we had to timeout
before the solver could ascertain if the feasible filter obtained
is indeed optimal.
L3: in [9], an implementation with 38 adders is provided.
As in the case of the S2b specification, [13] reduces both the
adder count and adder depth, but at the cost of a substantial
violation of the frequency specifications. We improve on
the result from [9], proving that only a 7-bit wordlength is
necessary to get the same 38 adder cost. This cost can be
reduced to 35 adders by using 8-bit coefficients. If we allow
the same error as in [13], we show that 34 adder solutions are
possible.
Overall, the proposed tool achieves significant improve-
ments to the majority of the considered filter design prob-
lems. Morover, the user can explore a large design space by
setting different implementation parameters, e.g. adder depth,
coefficient word length, filter type, etc. The required runtime
however, will depend greatly on the problem. For producing
the results in Table VI, it varied from several seconds for the
smallest filters (S1) up to several days for the largest ones (S2
and L2).
VII. CONCLUSION
In this paper we have introduced two new algorithms for
the design of optimal multiplierless FIR filters. Relying on
ILP formulations stemming from the MCM literature, our
algorithms minimize either (a) the number of structural adders
given a fixed budget of multiplier block adders or (b) the total
number of adders (multiplier block + structural adders) given
a fixed adder depth. We further show how (a) can be applied
iteratively to optimally minimize the total number of adders
(without any adder count or adder depth constraints). Extensive
numerical tests with example design problems from the state-
of-the-art show that our approaches can offer in many cases
better results. We also make available an open-source C++
implementation of the proposed methods.
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